Stacked Gate FinFET with Gate Extension for Improved Gate Control


Citar

Texto integral

Acesso aberto Acesso aberto
Acesso é fechado Acesso está concedido
Acesso é fechado Somente assinantes

Resumo

Referring to the experimental data available, a modified pile gate bulk FinFET device with trapezoidal cross-section is analyzed through this paper. Two special features of Pile gate FinFET are trapezoidal cross-section and extended gate. The comprehensive performance metrics analysis justifies its improved performanceas compared to normal bulk FinFET. The device design analysis is also carried out for varying fin height, length of extension of the gate structure and bottom gate material work function. Thermal reliability is justified through analyzing electrical propertied for varying temperatures. The performance metrics considered for the analysis include threshold voltage, transconductance Subthreshold Slope, Drain Induced Barrier Lowering and Gate Induced Drain Leakage current.

Sobre autores

Sangeeta Mangesh

Department of Electronics Engineering JSS Academy of Technical Education

Autor responsável pela correspondência
Email: sangeetamangesh@gmail.com
Índia, Noida, UP, 201301

Pradeep Chopra

Ajay Kumar Garg Engineering College

Email: sangeetamangesh@gmail.com
Índia, Ghaziabad, UP, 201009

Krishan Saini

National Physical Laboratories

Email: sangeetamangesh@gmail.com
Índia, New Delhi, 110012


Declaração de direitos autorais © Pleiades Publishing, Ltd., 2018

Este site utiliza cookies

Ao continuar usando nosso site, você concorda com o procedimento de cookies que mantêm o site funcionando normalmente.

Informação sobre cookies