Stacked Gate FinFET with Gate Extension for Improved Gate Control


如何引用文章

全文:

开放存取 开放存取
受限制的访问 ##reader.subscriptionAccessGranted##
受限制的访问 订阅存取

详细

Referring to the experimental data available, a modified pile gate bulk FinFET device with trapezoidal cross-section is analyzed through this paper. Two special features of Pile gate FinFET are trapezoidal cross-section and extended gate. The comprehensive performance metrics analysis justifies its improved performanceas compared to normal bulk FinFET. The device design analysis is also carried out for varying fin height, length of extension of the gate structure and bottom gate material work function. Thermal reliability is justified through analyzing electrical propertied for varying temperatures. The performance metrics considered for the analysis include threshold voltage, transconductance Subthreshold Slope, Drain Induced Barrier Lowering and Gate Induced Drain Leakage current.

作者简介

Sangeeta Mangesh

Department of Electronics Engineering JSS Academy of Technical Education

编辑信件的主要联系方式.
Email: sangeetamangesh@gmail.com
印度, Noida, UP, 201301

Pradeep Chopra

Ajay Kumar Garg Engineering College

Email: sangeetamangesh@gmail.com
印度, Ghaziabad, UP, 201009

Krishan Saini

National Physical Laboratories

Email: sangeetamangesh@gmail.com
印度, New Delhi, 110012


版权所有 © Pleiades Publishing, Ltd., 2018
##common.cookie##