Отправить статью по E-mail An 8-bit parallel DAC with segmented architecture
- Авторы: Enuchenko M.1, Morozov D.1, Pilipko M.1
-
Учреждения:
- Peter the Great St. Petersburg Polytechnic University
- Выпуск: Том 62, № 1 (2017)
- Страницы: 89-100
- Раздел: Novel Radio Systems and Elements
- URL: https://journals.rcsi.science/1064-2269/article/view/197920
- DOI: https://doi.org/10.1134/S1064226917010053
- ID: 197920
Цитировать
Открытый доступ
Доступ предоставлен
Только для подписчиков
Аннотация
An 8-bit parallel DAC with a segmented architecture that employs a 4-bit binary and an unary segments is presented. A switched current source and a thermometric decoder are discussed. A test chip is fabricated using a 180-nm CMOS technology. Measured results show higher conversion rate and smaller chip area in comparison with other papers.
Об авторах
M. Enuchenko
Peter the Great St. Petersburg Polytechnic University
Email: mixeme@outlook.com
Россия, Politekhnicheskaya ul. 29, St. Petersburg, 195251
D. Morozov
Peter the Great St. Petersburg Polytechnic University
Email: mixeme@outlook.com
Россия, Politekhnicheskaya ul. 29, St. Petersburg, 195251
M. Pilipko
Peter the Great St. Petersburg Polytechnic University
Автор, ответственный за переписку.
Email: mixeme@outlook.com
Россия, Politekhnicheskaya ul. 29, St. Petersburg, 195251
