Design and Implementation of Fractional Order Differintegrators Using Reduced s to z Transforms


Дәйексөз келтіру

Толық мәтін

Ашық рұқсат Ашық рұқсат
Рұқсат жабық Рұқсат берілді
Рұқсат жабық Тек жазылушылар үшін

Аннотация

The Design and implementation of fractional order digital differentiators and integrators is the main objective of this paper. Identify the novel reduced s to z transforms calculated using model order reduction techniques. Thus the transforms are discretized directly using Continued Fraction Expansion (CFE).The designed differentiators and integrators are implemented on Xilinx Spartan 3E field programmable gate arrays (FPGA) and are tested using the sinusoidal, square and triangular waveforms. The practical results agree with the theoretical ones.

Авторлар туралы

K. Rajasekhar

Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University Kakinada

Хат алмасуға жауапты Автор.
Email: rajakarumuri87@gmail.com
Үндістан, Andhra Pradesh, 533003

B. Krishna

Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University Kakinada

Хат алмасуға жауапты Автор.
Email: tkbattula@gmail.com
Үндістан, Andhra Pradesh, 533003

Қосымша файлдар

Қосымша файлдар
Әрекет
1. JATS XML

© Pleiades Publishing, Inc., 2018