Design and Implementation of Fractional Order Differintegrators Using Reduced s to z Transforms

Resumo

The Design and implementation of fractional order digital differentiators and integrators is the main objective of this paper. Identify the novel reduced s to z transforms calculated using model order reduction techniques. Thus the transforms are discretized directly using Continued Fraction Expansion (CFE).The designed differentiators and integrators are implemented on Xilinx Spartan 3E field programmable gate arrays (FPGA) and are tested using the sinusoidal, square and triangular waveforms. The practical results agree with the theoretical ones.