Organizing the memory array of multiport register files to reduce power consumption

Resumo

This paper presents a method for designing the memory array of a multiport register file that makes it possible to reduce power consumption. The method is based on reorganizing the transistors in the read ports of a bitcell, as well as in the communication element between the local and global read bit lines. The method is adapted to the 28-nm technology. For comparative analysis, several layout variants were designed. For these layouts, by simulation, the power consumption values in the active mode and the leakage current values are obtained. As a result of the investigations, the active power consumption in the memory array is reduced by up to 19% and the leakage currents are reduced by 53% without loss of speed.