Atomic Layer Deposition in the Production of a Gate HkMG Stack Structure with a Minimum Topological Size of 32 nm


如何引用文章

全文:

开放存取 开放存取
受限制的访问 ##reader.subscriptionAccessGranted##
受限制的访问 订阅存取

详细

The plasma-enhanced atomic layer deposition (PEALD) of a High-K Dielectric and Metal Gate (HkMG) stack for MIS transistors, including the subgate HfO2 (2–4 nm) dielectric layer, the ultrathin metallic stabilizing hafnium nitride HfN (1–3 nm) layer, and the basic metallic gate layer from tantalum nitride ТаN (10–20 nm), on silicon plates with a diameter of 200 mm is studied. The spectral ellipsometry method is applied to measure the homogeneity of the deposited film thickness. The dielectric constant of the dielectric in the stack, the leak current, and the breakdown voltage are examined. The four-probe method is used to study the specific electric resistance of tantalum nitride deposited by the atomic layer deposition ALD method. The film thickness homogeneity as a function of the ALD process parameters is examined. The specific resistance of the metallic TaN layer as a function of the composition and parameters of the plasma discharge are studied.

作者简介

K. Rudenko

Institute of Physics and Technology

编辑信件的主要联系方式.
Email: rudenko@ftian.ru
俄罗斯联邦, Moscow, 117218

A. Myakon’kikh

Institute of Physics and Technology

Email: rudenko@ftian.ru
俄罗斯联邦, Moscow, 117218

A. Rogozhin

Institute of Physics and Technology

Email: rudenko@ftian.ru
俄罗斯联邦, Moscow, 117218

O. Gushchin

Scientific Research Institute of Molecular Electronics, Zelenograd

Email: rudenko@ftian.ru
俄罗斯联邦, Moscow, 124460

V. Gvozdev

Scientific Research Institute of Molecular Electronics, Zelenograd

Email: rudenko@ftian.ru
俄罗斯联邦, Moscow, 124460

补充文件

附件文件
动作
1. JATS XML

版权所有 © Pleiades Publishing, Ltd., 2018