Implementation of fast high-order digital filters based on new-generation FPGAs


Cite item

Full Text

Open Access Open Access
Restricted Access Access granted
Restricted Access Subscription Access

Abstract

Creation of a multichannel block of the 32nd-order bandpass recursive digital filters with a sampling frequency of 48 MHz is considered. Block diagrams of the unit and its component parts are presented. The detailed description of operation of the unit is given.

About the authors

N. O. Krylikov

National Research University of Electronic Technology

Author for correspondence.
Email: krylikov-no@rambler.ru
Russian Federation, Moscow, 124498

L. A. Morozov

National Research University of Electronic Technology

Email: krylikov-no@rambler.ru
Russian Federation, Moscow, 124498

M. L. Plavich

National Research University of Electronic Technology

Email: krylikov-no@rambler.ru
Russian Federation, Moscow, 124498


Copyright (c) 2016 Pleiades Publishing, Ltd.

This website uses cookies

You consent to our cookies if you continue to use our website.

About Cookies