Implementation of fast high-order digital filters based on new-generation FPGAs


如何引用文章

全文:

开放存取 开放存取
受限制的访问 ##reader.subscriptionAccessGranted##
受限制的访问 订阅存取

详细

Creation of a multichannel block of the 32nd-order bandpass recursive digital filters with a sampling frequency of 48 MHz is considered. Block diagrams of the unit and its component parts are presented. The detailed description of operation of the unit is given.

作者简介

N. Krylikov

National Research University of Electronic Technology

编辑信件的主要联系方式.
Email: krylikov-no@rambler.ru
俄罗斯联邦, Moscow, 124498

L. Morozov

National Research University of Electronic Technology

Email: krylikov-no@rambler.ru
俄罗斯联邦, Moscow, 124498

M. Plavich

National Research University of Electronic Technology

Email: krylikov-no@rambler.ru
俄罗斯联邦, Moscow, 124498


版权所有 © Pleiades Publishing, Ltd., 2016
##common.cookie##