Synthesis of Self-Checking Combination Devices Based on Allocating Special Groups of Outputs


Citar

Texto integral

Acesso aberto Acesso aberto
Acesso é fechado Acesso está concedido
Acesso é fechado Somente assinantes

Resumo

We propose a new structure of a self-checking combinational device where, based on the properties of parity and Berger codes, as well as a code with the detection of all double errors in information vectors, the problem of detecting all single faults of logical elements can be solved without transforming the structure of the source device. The properties of binary codes with the detection of all double errors that can be used in constructing the proposed structure are considered. We give an example of constructing a new structure.

Sobre autores

D. Efanov

“LocoTech-Signal” LLC; Russian University of Transport

Autor responsável pela correspondência
Email: TrES-4b@yandex.ru
Rússia, Moscow; Moscow

V. Sapozhnikov

Emperor Alexander I St. Petersburg State Transport University

Email: TrES-4b@yandex.ru
Rússia, St. Petersburg

Vl. Sapozhnikov

Emperor Alexander I St. Petersburg State Transport University

Email: TrES-4b@yandex.ru
Rússia, St. Petersburg

Arquivos suplementares

Arquivos suplementares
Ação
1. JATS XML

Declaração de direitos autorais © Pleiades Publishing, Ltd., 2018