Synthesis of Self-Checking Combination Devices Based on Allocating Special Groups of Outputs


Cite item

Full Text

Open Access Open Access
Restricted Access Access granted
Restricted Access Subscription Access

Abstract

We propose a new structure of a self-checking combinational device where, based on the properties of parity and Berger codes, as well as a code with the detection of all double errors in information vectors, the problem of detecting all single faults of logical elements can be solved without transforming the structure of the source device. The properties of binary codes with the detection of all double errors that can be used in constructing the proposed structure are considered. We give an example of constructing a new structure.

About the authors

D. V. Efanov

“LocoTech-Signal” LLC; Russian University of Transport

Author for correspondence.
Email: TrES-4b@yandex.ru
Russian Federation, Moscow; Moscow

V. V. Sapozhnikov

Emperor Alexander I St. Petersburg State Transport University

Email: TrES-4b@yandex.ru
Russian Federation, St. Petersburg

Vl. V. Sapozhnikov

Emperor Alexander I St. Petersburg State Transport University

Email: TrES-4b@yandex.ru
Russian Federation, St. Petersburg

Supplementary files

Supplementary Files
Action
1. JATS XML

Copyright (c) 2018 Pleiades Publishing, Ltd.