Synthesis of Self-Checking Combination Devices Based on Allocating Special Groups of Outputs


如何引用文章

全文:

开放存取 开放存取
受限制的访问 ##reader.subscriptionAccessGranted##
受限制的访问 订阅存取

详细

We propose a new structure of a self-checking combinational device where, based on the properties of parity and Berger codes, as well as a code with the detection of all double errors in information vectors, the problem of detecting all single faults of logical elements can be solved without transforming the structure of the source device. The properties of binary codes with the detection of all double errors that can be used in constructing the proposed structure are considered. We give an example of constructing a new structure.

作者简介

D. Efanov

“LocoTech-Signal” LLC; Russian University of Transport

编辑信件的主要联系方式.
Email: TrES-4b@yandex.ru
俄罗斯联邦, Moscow; Moscow

V. Sapozhnikov

Emperor Alexander I St. Petersburg State Transport University

Email: TrES-4b@yandex.ru
俄罗斯联邦, St. Petersburg

Vl. Sapozhnikov

Emperor Alexander I St. Petersburg State Transport University

Email: TrES-4b@yandex.ru
俄罗斯联邦, St. Petersburg

补充文件

附件文件
动作
1. JATS XML

版权所有 © Pleiades Publishing, Ltd., 2018