Tunable Floating Capacitance Multiplier Using Single Fully Balanced Voltage Differencing Buffered Amplifier


如何引用文章

全文:

开放存取 开放存取
受限制的访问 ##reader.subscriptionAccessGranted##
受限制的访问 订阅存取

详细

An alternative circuit configuration for realizing an electronically adjustable floating capacitance multiplier is presented in this article. By consisting of only one fully balanced-voltage differencing buffered amplifier (FB-VDBA), one resistor and one capacitor, the presented multiplier circuit is canonical structure, and does not require any critical element matching constrain. The equivalent value of the simulated capacitance is adjustable by tuning the bias current of the FB-VDBA. The effect of the FB-VDBA non-idealities on the realized capacitance has been considered in detail. The proposed floating capacitance multiplier has been utilized, as an example application, in the design of a second-order RLC band-pass filter. To support the theory, some computer simulations with PSPICE software are also reported.

作者简介

W. Tangsrirat

Faculty of Engineering, King Mongkut’s Institute of Technology Ladkrabang (KMITL)

Email: o.channumsin.rmuti@gmail.com
泰国, Ladkrabang, Bangkok, 10520

O. Channumsin

Faculty of Engineering, Rajamangala University of Technology Isan

编辑信件的主要联系方式.
Email: o.channumsin.rmuti@gmail.com
泰国, Khonkaen Campus, Khonkaen, Muang Khonkean, 40000


版权所有 © Pleiades Publishing, Inc., 2019
##common.cookie##