Simulation of the Characteristics of Double-Gate Asymmetrically Doped SOI CMOS Nanotransistors


Cite item

Full Text

Open Access Open Access
Restricted Access Access granted
Restricted Access Subscription Access

Abstract

The problems of modeling the basic electrophysical characteristics of asymmetrically doped double- gate SOI CMOS nanotransistors are discussed. A mathematical model for the distribution of the potential of the working region, which follows from the analytic solution of the 2D Poisson equation is treated. The variant of the asymmetric channel (counting from the source) with highly doped and low-doped regions is analyzed. The results of the model calculations of the potential distribution of sub-50-nm structures are in good agreement with the simulation data obtained using a commercially available ATLASTM software package intended for modeling 2D transistor structures. Based on the obtained potential distributions, the current–voltage performances are calculated using the model of current formulated within the charge separation concept, taking into account the modified expression for the saturation rate. For the topological norms chosen, the optimization of the parameters of an asymmetrically doped profile provides an additional opportunity to monitor the key characteristics along with the thicknesses of the working region and the gate oxide, which is important in analyzing the applicability of nanotransistor structures, in particular, for analog applications.

About the authors

N. V. Masalsky

Scientific Research Institute for System Analysis

Author for correspondence.
Email: volkov@niisi.ras.ru
Russian Federation, Moscow, 117218


Copyright (c) 2018 Pleiades Publishing, Ltd.

This website uses cookies

You consent to our cookies if you continue to use our website.

About Cookies