Automated Generation of Machine Instruction Decoders
- Autores: Fokina N.1, Solovev M.1
-
Afiliações:
- Ivannikov Institute for System Programming, Russian Academy of Sciences
- Edição: Volume 45, Nº 7 (2019)
- Páginas: 390-397
- Seção: Article
- URL: https://journals.rcsi.science/0361-7688/article/view/176942
- DOI: https://doi.org/10.1134/S0361768819070065
- ID: 176942
Citar
Resumo
A method for the automated generation of machine instruction decoders for a wide range of processor architectures that uses the target architecture assembler is proposed. A software tool based on this method is implemented and tested on a number of microcontrollers, such as PIC16F877A, AVR, Tricore, and H8/300H.
Sobre autores
N. Fokina
Ivannikov Institute for System Programming, Russian Academy of Sciences
Autor responsável pela correspondência
Email: nfokina@ispras.ru
Rússia, Moscow, 109004
M. Solovev
Ivannikov Institute for System Programming, Russian Academy of Sciences
Autor responsável pela correspondência
Email: icee@ispras.ru
Rússia, Moscow, 109004