Automated Generation of Machine Instruction Decoders
- 作者: Fokina N.Y.1, Solovev M.A.1
-
隶属关系:
- Ivannikov Institute for System Programming, Russian Academy of Sciences
- 期: 卷 45, 编号 7 (2019)
- 页面: 390-397
- 栏目: Article
- URL: https://journals.rcsi.science/0361-7688/article/view/176942
- DOI: https://doi.org/10.1134/S0361768819070065
- ID: 176942
如何引用文章
详细
A method for the automated generation of machine instruction decoders for a wide range of processor architectures that uses the target architecture assembler is proposed. A software tool based on this method is implemented and tested on a number of microcontrollers, such as PIC16F877A, AVR, Tricore, and H8/300H.
作者简介
N. Fokina
Ivannikov Institute for System Programming, Russian Academy of Sciences
编辑信件的主要联系方式.
Email: nfokina@ispras.ru
俄罗斯联邦, Moscow, 109004
M. Solovev
Ivannikov Institute for System Programming, Russian Academy of Sciences
编辑信件的主要联系方式.
Email: icee@ispras.ru
俄罗斯联邦, Moscow, 109004
补充文件
