Automatic Abstraction of Combinational Logic Circuit from Scanned Document Page Images


如何引用文章

全文:

开放存取 开放存取
受限制的访问 ##reader.subscriptionAccessGranted##
受限制的访问 订阅存取

详细

Information extraction from scanned document page images is an important issue in image analysis. The main objectives of this work are: vectorization of image of the digital logic-gate circuits as graph, and automatic generation of Boolean expression. We have employed a novel method for circuit component separation using morphological operators. Connecting wires (in the form of poly lines in the image) lead to adjacency matrix describing directed interconnection between logic gates. Logic gate symbols are recognized by support vector machine (SVM) based on the features obtained by deep convolutional neural network (DCNN). Finally, we exploit this abstract representation of digital logic circuit as a graph to determine the Boolean expression. The approach is tested on a dataset developed by us and the results are encouraging.

作者简介

Ramanath Datta

St. Thomas’ College of Engineering and Technology

编辑信件的主要联系方式.
Email: rndatta@stcet.ac.in
印度, Kolkata

Sekhar Mandal

Indian Institute of Engineering Science and Technology

编辑信件的主要联系方式.
Email: sekhar@cs.iiests.ac.in
印度, Shibpur

Samit Biswas

Indian Institute of Engineering Science and Technology

编辑信件的主要联系方式.
Email: samit@cs.iiests.ac.in
印度, Shibpur

补充文件

附件文件
动作
1. JATS XML

版权所有 © Pleiades Publishing, Ltd., 2019