Data processing in the firmware systems for logic control based on search networks
- 作者: Sklyarov V.1, Skliarova I.1
-
隶属关系:
- Universidade Aveiro, Instituto di Electrónica et Informática
- 期: 卷 78, 编号 1 (2017)
- 页面: 100-112
- 栏目: Logical Control
- URL: https://journals.rcsi.science/0005-1179/article/view/150519
- DOI: https://doi.org/10.1134/S0005117917010088
- ID: 150519
如何引用文章
详细
It was proposed to use the hardware accelerators for analysis and data processing in the systems of logic control on a chip including the interacting processor system, memory, and configurable logic components. The data processing expected execution of operations over the sets of elements each of which can be activated by software and realized in the hardware in parallel networks admitting, if necessary, pipeline processing. New methods of design and use of the sorting and search networks were proposed, and the results of their theoretical and experimental comparison with the existing networks were presented.
作者简介
V. Sklyarov
Universidade Aveiro, Instituto di Electrónica et Informática
编辑信件的主要联系方式.
Email: skl@ua.pt
葡萄牙, Aveiro
I. Skliarova
Universidade Aveiro, Instituto di Electrónica et Informática
Email: skl@ua.pt
葡萄牙, Aveiro
补充文件
