Short Complete Fault Detection Tests for Logic Networks with Fan-In Two


Cite item

Full Text

Open Access Open Access
Restricted Access Access granted
Restricted Access Subscription Access

Abstract

It is established that we can implement almost every Boolean function on n variables by a logic network in the basis {x&y, xy, xy, 1}, allowing a complete fault detection test with length at most 4 under arbitrary stuck-at faults at outputs of gates. The following assertions are also proved:We can implement each Boolean function on n variables by a logic network in the basis {x&y, xy, xy, 1} (in the basis {x&y, xy, xy, x ⨁ y}) containing at most one dummy variable and allowing a complete fault detection test of length at most 5 (at most 4, respectively) under faults of the same type.

About the authors

K. A. Popkov

Keldysh Institute of Applied Mathematics

Author for correspondence.
Email: kirill-formulist@mail.ru
Russian Federation, Miusskaya pl. 4, Moscow, 125047

Supplementary files

Supplementary Files
Action
1. JATS XML

Copyright (c) 2019 Pleiades Publishing, Ltd.