Methods to Increase Fault Tolerance of Combinational Integrated Microcircuits by Redundancy Coding


如何引用文章

全文:

开放存取 开放存取
受限制的访问 ##reader.subscriptionAccessGranted##
受限制的访问 订阅存取

详细

Increasing the operating reliability of integrated microcircuits (IMC) remains, on the whole, an unsolved design problem. An important aspect of this problem is the stability of the circuits under transient faults (malfunctions) in large integrated circuits. Faults appear due to various disturbances: radiation, supply voltage jumps, signal degradation over time, etc. Investigations show that the probability of an error due to these factors may vary between very wide limits: from less than 0.1% for large circuits and up to 30% for very small circuits. In this article, we consider various methods of enhancing the fault tolerance of combinational circuits and also assess the effect of a single fault and a stuck-at fault on circuit operation for the case of combinational circuits from the ISCAS’85 set.

作者简介

S. Gavrilov

Institute for Design Problems in Microelectronics of Russian Academy of Sciences

Email: sgur@cs.msu.ru
俄罗斯联邦, Moscow

S. Gurov

Faculty of Computational Mathematics and Cybernetics, Moscow State University

编辑信件的主要联系方式.
Email: sgur@cs.msu.ru
俄罗斯联邦, Moscow

T. Zhukova

Institute for Design Problems in Microelectronics of Russian Academy of Sciences

Email: sgur@cs.msu.ru
俄罗斯联邦, Moscow

V. Rukhlov

Faculty of Computational Mathematics and Cybernetics, Moscow State University

Email: sgur@cs.msu.ru
俄罗斯联邦, Moscow

D. Ryzhova

Institute for Design Problems in Microelectronics of Russian Academy of Sciences

Email: sgur@cs.msu.ru
俄罗斯联邦, Moscow

D. Tel’pukhov

Faculty of Computational Mathematics and Cybernetics, Moscow State University

Email: sgur@cs.msu.ru
俄罗斯联邦, Moscow

补充文件

附件文件
动作
1. JATS XML

版权所有 © Springer Science+Business Media, LLC, 2017