Acesso aberto Acesso aberto  Acesso é fechado Acesso está concedido  Acesso é fechado Somente assinantes

Volume 60, Nº 11 (2017)

Article

Frequency splitting effect of degenerate modes in ferrite resonators

Zavislyak I., Chumak H.

Resumo

The splitting of magneto-dielectric modes frequency in disk ferrite resonators in a magnetic field is considered.Asimplified formula is obtained for estimation of the splitting magnitude. Theoretical and experimental results of the frequency splitting effect in magneto-dielectric modes in the millimeter wave range are compared. The use of the splitting of the magneto-dielectric modes frequencies as an alternative to ferromagnetic resonance in devices with magnetic frequency tuning is suggested, with values of the magnetization fields being an order of magnitude lower than for ferromagnetic resonance. The features of the splitting modes effect in different ferrite classes are investigated and it is shown that it occurs in both microwave and optical ranges. The estimated magnitude of the mode frequency splitting in the iron-yttrium garnet (YIG) transparency window can reach 9 GHz, which is comparable to the 5 GHz splitting in the millimeter range. The frequency ranges where frequency splitting effect is of practical interest are discussed. In particular, the effect in barium hexaferrite can be used both in post-resonance and pre-resonance regions, which is almost impossible for ferrogarnates and ferrospinels.

Radioelectronics and Communications Systems. 2017;60(11):469-478
pages 469-478 views

Formulae for determining heterodyne system spurious frequencies that coincide with desired output frequency

Singh S., Bera S., Kumar P., Pujara D.

Resumo

In this paper, formulae to determine the lowest order and other higher order spurious frequencies that coincide with desired output signal frequencies of mixers have been derived. The proposed formulae give general expressions that are suitable for any order of heterodyne mixing. The formulae have been verified using a suitable example and compared with the simulation results obtained through the radio frequency simulation software of Advanced Design System. The formulae directly reveal the order of the troublesome spurious frequencies that the designers would encounter in heterodyne systems. In comparison with these direct formulae, the results of existing spurious analysis software are based on the maximum order of simulation carried out. Based on these simulations, the coinciding spurious components have to be manually sorted out. Proposed formulae are quick tools used by the microwave system and circuit designers for choosing and finalizing heterodyne frequencies in their designs without the need for any simulations.

Radioelectronics and Communications Systems. 2017;60(11):479-484
pages 479-484 views

Interference mitigation in uplink STBC MC-CDMA system based on PIC receiver

Mohammed V., Srinatha N., Mallick P., Nithyanandan L.

Resumo

Multi Carrier Code Division Multiple Access (MC-CDMA) is attractive technique for high speed data transmission in multipath fading channel. MC-CDMA system cannot handle the sudden time variations of the channel which cause the subcarriers to lose their orthogonality. The loss of orthogonality between the subcarriers of a user or unwanted correlation between the spreading codes of different user can lead to increase in Multiple Access Interference (MAI). Space Time Block Code (STBC) based MC-CDMA system is chosen to achieve full diversity and transmission rate without the knowledge of Channel State Information (CSI) at the transmitter. Thus, in the paper STBC is introduced at the transmitter to improve the quality of the receiver. Space Time Block Code-Parallel Interference Cancellation (STBC-PIC) receiver has been proposed for MC-CDMA system. In the proposed STBC-PIC receiver, at each interference cancellation stage, weighted signal of the other user is subtracted from signal of the desired user, thereby reducing the MAI and improving the BER performance. From the simulation results, it is observed that the proposed receiver outperforms STBC-Orthogonal Complete Complementary Code (STBC-OCCC), STBC-Minimum Mean Square Error (STBC-MMSE) and STBC-Zero Forcing (STBC-ZF) receivers for MAI reduction.

Radioelectronics and Communications Systems. 2017;60(11):485-494
pages 485-494 views

Symmetric stripline duplexer

Zakharov A., Rozenko S., Pinchuk L.

Resumo

The compact duplexer using the symmetric stripline and containing the fifth-order comb filters in transmit channel TX (2300–2370 MHz) and receive channel RX (2510–2580 MHz) is constructed, and the characteristics of obtained duplexer are measured. This duplexer is built using dielectric material Al2O3 (Alumina, polikor) with high thermal conductivity that makes it possible to use the operating power of 10Wat small dimensions 57-11.8-4 mm. The losses in bandpass of TX and RX filters did not exceed 3 dB during the filter attenuation at adjacent channel frequencies of no less than 60 dB. It is shown that the selection of the width of metallized strip at the base of quarter-wave resonators makes it possible to change the duplexer width for attaining the required value. The circuit of coupling of resonators with loads used in this design made it possible to obtain a sufficiently high level of isolation from each other for RX and TX channels of duplexer. This level does not exceed 60 dB. The finite thickness of internal conductors of stripline amounting to 16 μm is taken into account while building the duplexer that results in good agreement between the simulation and measurement results.

Radioelectronics and Communications Systems. 2017;60(11):495-502
pages 495-502 views

Uncoded integrated interleave division multiple access systems in presence of power interleavers

Yadav M., Shokeen V., Singhal P.

Resumo

Interleaving is one of the most common methods known to eradicate the effects of multiple user interference. Removal of different interferences is one of the major challenges for advanced communication system designers. Several methods of interleaving have been proposed in literature and their performances have been analyzed on different communication systems to prove their worthiness in multiple user interference removal. One of such interleavers is power interleaver, which can be employed in communication systems as a means to control burst errors and reduce the multiple user interference. In this paper, performances of two different integrated interleave division multiple access (IIDMA) techniques i.e. SCFDM-IDMA and OFDM-IDMA have been analyzed. Novelty of this work is in the sense that the entire analysis has been performed in the presence of power interleavers for the above two IIDMA techniques as the conventional IDMA fails to mitigate the problems of inter-carrier and inter-symbol interferences. Hence, the two techniques in presence of power interleavers empower the idea of quality communication without any interference for future generation communication systems.

Radioelectronics and Communications Systems. 2017;60(11):503-511
pages 503-511 views

Output buffer for +3.3 V applications in a 180 nm +1.8 V CMOS technology

Mahendranath B., Srinivasulu A.

Resumo

A new output buffer realized with low-voltage (+1.8 V) devices to drive high voltage signals for +3.3 V interface, such as peripheral component interconnect extended (PCI-X) applications in a 180 nm CMOS process is proposed in this paper. As PCI-X is a +3.3 V interface, the high voltage gate–oxide stress poses a serious problem to design PCI-X I/O circuits in a 180 nm CMOS process. The performance of the proposed output buffer is examined using Cadence software and the model parameters of a 180 nm CMOS process. The experimental results have hither to confirm that the proposed output buffer can be successfully operated at 100 MHz frequency without suffering high voltage gate–oxide overstress in the +3.3Vinterface.Anew level converter realized with +1.8Vdevices that can convert 0/1Vvoltage swing to 0/3.3 V voltage swing is also presented in this paper. The simulation results have confirmed that the proposed level converter can be operated accurately without any voltage drop. The topology, however, reports low sensitivity and has features suitable for VLSI implementation. The proposed circuits are suited for low power design without performance degradation.

Radioelectronics and Communications Systems. 2017;60(11):512-518
pages 512-518 views

Este site utiliza cookies

Ao continuar usando nosso site, você concorda com o procedimento de cookies que mantêm o site funcionando normalmente.

Informação sobre cookies